

1	1.	A single-chip integrated circuit for	controlling an optoelectronic transceiver having a
2	laser tr	ansmitter and a photodiode receiver	, comprising:
3		memory, including one or more me	mory arrays for storing information related to the
4	transce	eiver;	
5		analog to digital conversion circuit	ry for receiving a plurality of analog signals from
6	the las	er transmitter and photodiode receiv	er, converting the received analog signals into
7	digital	values, and storing the digital value	s in predefined locations within the memory;
8		control circuitry configured to gene	rate control signals to control operation of the laser
9	transm	nitter in accordance with one or more	values stored in the memory;
10		an interface for reading from and w	riting to locations within the memory; and
11		samuariaan lagia for samuaring the	digital values with limit values, generating flag

comparison logic for comparing the digital values with limit values, generating flag values based on the limit values, and storing the flag values in predefined locations within the memory.

- 2. The single-chip integrated circuit of claim 1, further including:
 a cumulative clock for generating a time value corresponding to cumulative operation time of the transceiver, wherein the generated time value is readable via the interface.
- 3. The single-chip integrated circuit of claim 1, further including:
 a cumulative clock for generating and storing in a register a time value corresponding
 to cumulative operation time of the transceiver, wherein the register in which the time value
 is stored comprises one of the memory arrays of the memory.
- 4. The single-chip integrated circuit of claim 1, further including:
 a power supply voltage sensor coupled to the analog to digital conversion circuitry,
 the power supply voltage sensor generating a power level signal corresponding to a power
 supply voltage level of the transceiver, wherein the analog to digital conversion circuitry is
 configured to convert the power level signal into a digital power level value and to store the
 digital power level value in a predefined power level location within the memory.

1

2

3

4

5

6 7

8

9

10

2

3

5

1

2

3

4

5

2

3

4

5

1

2


3

4

5

6

1



temperature sensor generating a temperature signal corresponding to a temperature of the

4 transceiver, wherein the analog to digital conversion circuitry is configured to convert the

temperature signal into a digital temperature value and to store the digital temperature value

6 in a predefined temperature location within the memory.

6. The single-chip integrated circuit of claim 5, wherein

the comparison logic includes logic for comparing the digital power level value with a power level limit value, generating a power level flag value based on the comparison of the digital power level signal with the power level limit value, and storing the power level flag value in a predefined power level flag location within the memory; and

the comparison logic includes logic for comparing the digital temperature value with a temperature limit value, generating a temperature flag value based on the comparison of the digital temperature signal with the temperature limit value, and storing the temperature flag value in a predefined temperature flag location within the memory.

7. The single-chip integrated circuit of claim 4, wherein

the comparison logic includes logic for comparing the digital power level value with a power level limit value, generating a power level flag value based on the comparison of the digital power level signal with the power level limit value, and storing the power level flag value in a predefined power level flag location within the memory.

8. The single-chip integrated circuit of claim 1, further including:

a temperature sensor coupled to the analog to digital conversion circuitry, the temperature sensor generating a temperature signal corresponding to a temperature of the transceiver, wherein the analog to digital conversion circuitry is configured to convert the temperature signal into a digital temperature value and to store the digital temperature value in a predefined temperature location within the memory.

9. The single-chip integrated circuit of claim 8, wherein

2

4

5

6 7

2

3

4 5

1

the comparison logic includes logic for	comparing the digital temperature value with a
temperature limit value, generating a temperature	re flag value based on the comparison of the
digital temperature signal with the temperature	limit value, and storing the temperature flag
value in a predefined temperature flag location	within the memory.

10. The single-chip integrated circuit of claim 1, further including

fault handling logic, coupled to the transceiver for receiving at least one fault signal from the transceiver, coupled to the memory to receive at least one flag value stored in the memory, and coupled to a host interface to transmit a computed fault signal, the fault handling logic including computational logic for logically combining the at least one fault signal received from the transceiver and the at least one flag value received from the memory to generate the computed fault signal.

11. The single-chip integrated circuit of claim 1 further including

control adjustment circuitry for adjusting a first control signal of the control signals generated by the control circuitry in accordance with an adjustment value stored in the memory.

- 12. The single-chip integrated circuit of claim 1, wherein the control circuitry generates the first control signal in accordance with a temperature.
- 1 13. The single-chip integrated circuit of claim 1, wherein the plurality of analog signals
 2 includes two analog signals selected from the set consisting of laser bias current, laser output
 3 power, and received power.
 - 14. A single-chip integrated circuit for controlling an optoelectronic device, comprising: memory, including one or more memory arrays for storing information related to the optoelectronic device;

analog to digital conversion circuitry for receiving a plurality of analog signals from the optoelectronic device, the analog signals corresponding to operating conditions of the optoelectronic device, converting the received analog signals into digital values, and storing the digital values in predefined locations within the memory; and

9775-0052-999, Finisar - 24 - CA1 - 266023.1

9

1

1

2

3

4

1 2

3

4 5

1 2

3

4

5

6

a memory interface for reading from and writing to loca	tions within the	he memor	y ir
	•		
accordance with commands received from a host device.			

- 15. The single-chip integrated circuit of claim 14, further including:
- a cumulative clock for generating a time value corresponding to cumulative operation time of the optoelectronic device, wherein the generated time value is readable via the memory interface.
 - 16. The single-chip integrated circuit of claim 14, further including:
 - a cumulative clock for generating and storing in a register a time value corresponding to cumulative operation time of the optoelectronic device, wherein the register in which the time value is stored comprises one of the memory arrays of the memory.
 - 17. The single-chip integrated circuit of claim/14, further including:

a power supply voltage sensor coupled to the analog to digital conversion circuitry, the power supply voltage sensor generating a power level signal corresponding to a power supply voltage level of the optoelectronic device, wherein the analog to digital conversion circuitry is configured to convert the power level signal into a digital power level value and to store the digital power level value in a predefined power level location within the memory.

- 18. The single-chip integrated circuit of claim 17, further including:
- comparison logic for comparing the digital power level value with a power level limit value, generating a power level flag value based on the comparison of the digital power level signal with the power level limit value, and storing the power level flag value in a predefined power level flag location within the memory.
- 19. The single-chip integrated circuit of claim 1\$, further including
- a temperature sensor coupled to the analog to digital conversion circuitry, the temperature sensor generating a temperature signal corresponding to a temperature of the optoelectronic device, wherein the analog to digital conversion circuitry is configured to convert the temperature signal into a digital temperature value and to store the digital temperature value in a predefined temperature location within the memory.

2 3

4

5

6

1

2

3

4

5

6

7

1

1	20.	The single-chip integrated circuit of claim 19, wherein	
2		the comparison logic includes logic for comparing the digital temperature	alue with a
3	tempe	perature limit value, generating a temperature flag value based on the comparis	on of the
4	digita	tal temperature signal with the temperature limit value, and storing the temperature	ature flag
5	value	ne in a predefined temperature flag location within the memory.	

- The single-chip integrated circuit of claim 14, further including 21. a temperature sensor coupled to the analog to digital conversion circuitry, the temperature sensor generating a temperature signal corresponding to a temperature of the optoelectronic device, wherein the analog to digital conversion circuitry is configured to convert the temperature signal into a digital temperature value and to store the digital temperature value in a predefined temperature location within the memory.
- The single-chip integrated circuit of claim 21, further including 22. comparison logic for comparing the digital temperature value with a temperature limit value, generating a temperature flag value based on the comparison of the digital temperature signal with the temperature limit value, and storing the temperature flag value in a predefined temperature flag location within the memory.
- The single-chip integrated circuit of claim 14, further including 23. fault handling logic, coupled to the optoelectronic device for receiving at least one fault signal from the optoelectronic device, coupled to the memory to receive at least one flag value stored in the memory, and coupled to a host interface to transmit a computed fault signal, the fault handling logic including computational logic for logically combining the at least one fault signal received from the optoelectronic device and the at least one flag value received from the memory to generate the computed fault signal.
- The single-chip integrated circuit of claim 14, wherein the plurality of analog signals 24. includes two analog signals selected from the set consisting of laser bias current, laser output 2 3 power, and received power.

	łŌ
	÷
	إية
	1.5
	D
\lÀ	1
) "	`- <u>-</u>
Λ.	ہ۔ اتح
μ	
41	
M	Ċ
47	TU
41	T
41	U
47	
47	

2

3

1	25. A single-chip integrated circuit for controlling an optoelectronic transceiver having a
2	laser transmitter and a photodiode receiver, comprising:
3	analog to digital conversion circuitry for receiving a plurality of analog signals from
4	the laser transmitter and photodiode receiver, converting the received analog signals into
5	digital values, and storing the digital values in predefined memory mapped locations within
6	the integrated circuit;
7	comparison logic for comparing the digital values with limit values, generating flag
8	values based on the limit values, and storing the flag values in predefined memory mapped
9	locations within the integrated circuit;
10	control circuitry configured to generate control signals to control operation of the laser
11	transmitter in accordance with one or more values stored in the integrated circuit; and
12	a memory mapped interface for reading from and writing to locations within the
13	integrated circuit and for accessing memory mapped locations within the integrated circuit for
14	controlling operation of the control circuitry.
)	
1	26. A method of controlling an optoelectronic transceiver having a laser transmitter and a
2	photodiode receiver, comprising:
3	in accordance with instructions received from a host device, reading from and writing
4	to locations within a memory; and
5	receiving a plurality of analog signals from the laser transmitter and photodiode
6	receiver, converting the received analog signals into digital values, and storing the digital
7	values in predefined locations within the memory
8	comparing the digital values with limit values, generating flag values based on the
9	limit values, and storing the flag values in predefined locations within the memory;
10	generating control signals to control operation of the laser transmitter in accordance
11	with one or more values stored in the memory.

27. The method of claim 26, further including

generating a time value corresponding to dumulative operation time of the transceiver, wherein the generated time value is readable by the host device via the memory interface.

9775-0052-999, Finisar - 27 - CA1 - 266023.1

	2	generating and storing in a register a time value corresponding to cumulative
	3	operation time of the transceiver, wherein the register in which the time value is accessed by
	4	the reading step as a location in the memory.
	1	29. The method of claim 26, further including:
	2	converting an analog power supply voltage level signal, corresponding to a voltage
	3	level of the transceiver, into a digital power level value and storing the digital power level
	4	value in a predefined power level location within the memory.
	1	30. The method of claim 29, further including:
1	2	generating a temperature signal corresponding to a temperature of the transceiver,
71	3	converting the temperature signal into a digital temperature value and storing the digital
	4	temperature value in a predefined temperature location within the memory.
.□\ ±\	à	
1	1	31. The method of claim 30, including
	\geq	comparing the digital power level value with a power level limit value, generating a
H	3	power level flag value based on the comparison of the digital power level signal with the
	4	power level limit value, and storing the power level flag value in a predefined power level
i.i	5	flag location within the memory; and
	6	comparing the digital temperature value with a temperature limit value, generating a
	7	temperature flag value based on the comparison of the digital temperature signal with the
	8	temperature limit value, and storing the temperature flag value in a predefined temperature
	9	flag location within the memory.
	1	32. The method integrated circuit of claim 29, including
	2	comparing the digital power level value with a power level limit value, generating a

The method of claim 26, further including:

28.

3

4

5

flag location within the memory.

power level flag value based on the comparison of the digital power level signal with the

power level limit value, and storing the power level flag value in a predefined power level

	5
	1
dree the steer fleet	2
, "I	3
+=!	4
	5
, G	A
	2

1

33.	The method of claim 26	, further in	luding
-----	------------------------	--------------	--------

- 2 generating a temperature signal corresponding to a temperature of the transceiver,
- 3 converting the temperature signal into a digital temperature value and storing the digital
- 4 temperature value in a predefined temperature location within the memory.
- 1 34. The method of claim 33, including:
- 2 comparing the digital temperature value with a temperature limit value, generating a
- temperature flag value based on the comparison of the digital temperature signal with the
- 4 temperature limit value, and storing the temperature flag value in a predefined temperature
- flag location within the memory.
 - 35. The method of 26, further including
 - receiving at least one fault signal from the transceiver, receiving at least one flag value
 - stored in the memory, logically combining the at least one fault signal received from the
 - transceiver and the at least one flag value received from the memory to generate a computed
 - fault signal, and transmitting the computed fault signal to the host device.
 - 36. The method of claim 26, further including
 - adjusting a first control signal of the control signals in accordance with an adjustment value stored in the memory.
- 1 37. The method of claim 26, wherein the method is performed by a single-chip controller
- 2 integrated circuit.
- 1 38. The method of claim 26, wherein the plurality of analog signals includes two analog
- 2 signals selected from the set consisting of laser bias current, laser output power, and received
- 3 power.
- 1 39. A method of controlling an optoelectronic device, comprising:
- 2 in accordance with instructions received from a host device, reading from and writing
- 3 to locations within a memory; and

	•	0.5
	6	rece
	7	loca
	8	
	1	40.
	2	
	3	whe
	1	41.
	2	
	3	ope
j	4	the
``		
Ū.	1	42.
	$\binom{1}{2}$	
) M	3	opto
lŪ	>4	stor
l 13	1	43.
s	2	
	3	pow
	4	pow
	5	flag

2

3

4

1

receiving a plurality of analog signals	from the optoelectronic device, the analog
signals corresponding to operating conditions	of the optoelectronic device, converting the
received analog signals into digital values, an	d storing the digital values in predefined
locations within the memory;	

wherein the method is performed by a single-chip controller integrated circuit.

40. The method of claim 39, further including:

generating a time value corresponding to cumulative operation time of the transceiver, wherein the generated time value is readable by the host device via the memory interface.

41. The method of claim 39, further including:

generating and storing in a register a time value corresponding to cumulative operation time of the transceiver, wherein the register in which the time value is accessed by the reading step as a location in the memory.

42. The method of claim 39, further including:

generating a power level signal corresponding to a power supply voltage level of the optoelectronic device, converting the power level signal into a digital power level value and storing the digital power level value in a predefined power level location within the memory.

43. The method of claim 39, further including:

comparing the digital power level value with a power level limit value, generating a power level flag value based on the comparison of the digital power level signal with the power level limit value, and storing the power level flag value in a predefined power level flag location within the memory.

44. The method of claim 43, further including

generating a temperature signal corresponding to a temperature of the optoelectronic device, converting the temperature signal into a digital temperature value and storing the digital temperature value in a predefined temperature location within the memory.

45. The method of claim 44, wherein

3

4

5

1

2

3

4

5

1

2

4

5

1

comparing the digital temperature valu	with a temperature limit value, generating a
temperature flag value based on the compariso	n of the digital temperature signal with the
temperature limit value, and storing the temper	ature flag value in a predefined temperature
flag location within the memory.	

46. The method of claim 39, further including

generating a temperature signal corresponding to a temperature of the optoelectronic device, wherein the analog to digital conversion circuitry is configured to convert the temperature signal into a digital temperature value and to store the digital temperature value in a predefined temperature location within the memory.

47. The method of claim 46, further including

comparing the digital temperature value with a temperature limit value, generating a temperature flag value based on the comparison of the digital temperature signal with the temperature limit value, and storing the temperature flag value in a predefined temperature flag location within the memory.

48. The method of claim 39, further including

receiving at least one fault signal from the optoelectronic device, receiving at least one flag value stored in the memory, logically combining the at least one fault signal received from the optoelectronic device and the at least one flag value received from the memory to generate a computed fault signal, and transmit the computed fault signal to the host device.

- 49. The method of claim 39, wherein the plurality of analog signals includes two analog
- signals selected from the set consisting of laser bias current, laser output power, and received
- 3 power.
- 1 50. A method of controlling an optoelectronic transceiver having a laser transmitter and a photodiode receiver, comprising:
- in accordance with instructions received from a host device, reading from and writing to memory mapped locations within a controller of the optoelectronic transceiver;

11 16 THE STATE OF THE SECOND STATE OF STATE 17

3

4

5

6

7

8 9

10

receiving a plurality of analog signals from the laser transmitter and photodiode receiver, converting the received analog signals into digital values, and storing the digital values in predefined memory mapped locations within the controller;

comparing the digital values with limit values, generating flag values based on the limit values, and storing the flag values in predefined memory mapped locations within the controller;

generating control signals to control operation of the laser transmitter in accordance with one or more values stored in the predefined memory mapped locations within the controller;

analog to digital conversion circuitry for receiving a plurality of analog signals from the laser transmitter and photodiode receiver converting the received analog signals into digital values, and storing the digital values in predefined memory mapped locations within the controller.

51. The method of claim 50, further including:

generating and storing in a register a time value corresponding to cumulative operation time of the transceiver, wherein the register in which the time value is accessed by the reading step as a memory mapped within the controller.